Reversible Implementation of Ternary Content Addressable Memory (TCAM) Interface with SRAM

M. Sowjanya¹, Yelithoti Sravana Kumar²

¹,² Electronics and Communication Engineering Department, Pydah College Of Engineering & Technology, Visakhapatnam, A.P., India

Abstract: Ternary content addressable memory is a special type of memory which is used to search for logic 0, logic 1, and logic ‘x’. TCAM finds the application in various fields. The main application of TCAM is found in the Network Routers where searching operation is done using the Contents. The other applications of the TCAM are found in Intrusion Detect, image processing, Gene pattern searching bioinformatics. These types of memory are used in routers in order to perform the lookup table function in a single clock cycle. As the use of networks, typified by the Internet, has spread widely in recent years, attention has focused on TCAMs as a key device for increasing the speed of packet forwarding (packet data transfers) by networking equipment by enabling high-speed lookup of destinations, etc., for large volumes of information during packet data transfers. Reversible logic has gained its interest in recent years due to its ultra low power characteristics. The proposed concept is designed using the reversible logic gate. In Reversible logic gates, each and every computed information is stored, because of that there is no loss of data and loss of power. There are equal number of inputs and outputs in reversible gates and the information is reused in the circuit by avoiding the loss of information by not computing the information computed before.

In the proposed method the Ternary CAM with SRAM interface is implemented using the Reversible Toffoli gate in place of Peres gate and the Ternary CAM is implemented for 4x4 TCAM array, which is capable of searching data of 4 bit wide and it has 16 individual cells of TCAM.

Keywords—TCAM, Garbage output, Quantum cost, Reversible logic, Content addressable memory, Power consumption

I. INTRODUCTION
Ternary content addressable memory compares input data against stored data (logic ‘0’, logic ‘1’, don’t care) in parallel and outputs the matched data. TCAM find its applications in routers and some networking equipment due to its deterministic and high speed searches by using parallel operation to compare the data stored with the search words. RAM needs an address to fetch the data stored in the memory whereas CAM need the contents to be searched in the search lines and the matched address is obtained at the output. CAM is known for its high speed search operation. However, the CAMs consume lot of power due to its high speed operation and lot of heat is dissipated. High power consumption in CAM devices increase the junction temperatures of the chip which increases the heat dissipation thereby reducing the performance of the chip [1]. When there is computation in any logic circuits, the loss in information will lead to heat generation in the system. Lander [2] proposed that for every single bit loss of information there will be KTln2 Joules of energy will be dissipated in the form of heat. Bennett [3] showed that heat dissipation will be zero ideally if the circuit is designed using reversible element According to the definition of reversible elements, the circuit is said to be reversible if there is no loss formation. Feynman [4] has proposed the first 2x2 reversible gate which will do ex or operation.

Now-a-days, the research in designing the irreversible circuits to reversible circuits is the great area of concern due to its low power characteristics of the design. In the conventional TCAM design, 16 transistors are used to do the search and match operations. The change in state of the transistors due to the changes in the bit of search line and match-line will lead to the heat dissipation of the circuits. It has been shown that the power consumption for the conventional 16T TCAM cell is approximately 12mW to15mW of power [5]. This paper aims at presenting a novel
TCAM design using reversible elements as an alternate to reduce the power consumption in the TCAM cell. A novel SRAM cell is designed using the reversible elements which is used to store the data. The match line and the search line are also designed using reversible elements which emulate the conventional NAND type TCAM cell. To the best of our knowledge, this is the first paper on designing a novel TCAM cell using reversible elements. The design is verified by using Xilinx ISE simulator.

The rest of the paper is organized as follows. Section II discusses about the conventional TCAM cell. Section III discusses about the reversible elements and the TCAM cell. Section IV discusses about the SRAM cell using reversible elements in brief. Section V discusses about TCAM cell design using reversible elements. Section VI illustrates the search operation in TCAM array. Section VII discusses about the results of the proposed design. Section VIII concludes the paper.

II. LITERATURE REVIEW

Content addressable memory is of two types based on the types of bits stored in it. Each and every CAM cells will have their own comparison and search circuitry in order to search and gives the address of the matched data. Binary CAM can store logic '0' and logic '1' whereas ternary CAM can store logic '0', logic '1' and don’t care. Thus in TCAM, the stored key 11x can match any one of the search keys of 110 or 111. TCAM cells are arranged in the 2D array format. The row cells will have common match line which is used to enable or disable the whole row based on matching condition or mismatching condition. The column cells will have common search line which is used to search the whole column. A conventional TCAM array is shown in Figure 1.

Figure 1 shows the conventional 4×3 TCAM array with 4 rows(TCAM words) and 3 columns. The cells in the same row are connected through the common match-line and the cells in the column has common search-line. There are 3 stages in the conventional TCAM cell. Search line (SL) precharge, matchline (ML) precharge, match-line (ML) evaluate. During the search-line precharge operation, the search-line will be made high in order to disconnect the TCAM cells from the pull down path. In the next stage, that is during match-line precharge, the match-line will be charged high and in the last stage of the operation the match-line will be evaluate by placing the search bits in the search lines. If the data are matched then the match-line will be in high state else the match line state will discharged through the pull down path which proves the irreversibility operation of the TCAM cells. Figure 2 shows the conventional NAND type TCAM cell. Figure 3 shows the usage of TCAM in routing table. The search data are given through the search registers. The address look up matches both entry 2 and entry 3. By using longest prefix matching method entry 2 will be selected and its address is passed to the priority encoder. This will be decoded and the corresponding address will be matched by the RAM. One approach that is well defined in the literature for practical implementation of reversible circuits is to never turn a switch ON or OFF when there is either voltage across it or current going through it. Reversible energy recovery logic uses this approach in order to avoid the non-adiabatic losses, which is essential for an ultra low power energy system.
As a proof of concept for low power energy consumption using reversible logic, an ultra low power 16-bit carry lookahead adder was proposed in [7] using reversible energy recovery logic.

III. REVERSIBLE ELEMENTS

This section discusses about the basics of reversible elements. According to the definition of the reversible circuit, there should not be any loss in the information. The design constraints in the reversible circuit is that the input and output vectors must map uniquely. There should be equal number of inputs and outputs and fan outs are not allowed in the design. Feedback from the output to the input of the same gate is not allowed. The design parameters in the reversible element design is quantum cost, worst case delay and the garbage output. Quantum cost is defined as the number of 1×1 reversible gate or 2 × 2 reversible gates. Worst case delay is defined as the number of delay units to produce the output for the given input. The worst case delay of the 1×1 reversible gate is defined as 1 unit of delay. Garbage output is the number of unused output to ensure the reversibility property of the circuits designed. Feynman [4] has proposed the 2 × 2 Feynman gate which performs the operation of the ex or gate. Figure 4 shows the 2 × 2 Feynman gate with inputs and outputs. Figure 5 shows the 3 × 3 Fredkin gate with inputs and outputs. As per the definition of quantum cost, the quantum cost of 2 × 2 Feynman gate is 1 and 3 × 3 Fredkin gate is 5. Feynman gate can be used as the fanout gate with one input as 0. Feynman gate can also act as not gate with the B input as 1 which will invert the value of A. Fredkin gate can act as multiplexer with the input A as the selection line. Peres [8] has introduced 3 × 3 Peres gate. Figure 6 shows the Peres gate. Peres gate can be used as logical NAND or AND gate based on the values of input C.

The quantum cost of the Peres gate is 4 and the worst case delay is 4. Reversible element based SRAM cell was designed in [9]. The main disadvantage in the design [9] is that quantum cost of the proposed SRAM cell can be further reduced and the reversible decoder proposed does not contain enable signal which is essential for chip select.
IV. SRAM CELL BASED ON REVERSIBLE ELEMENTS

This section discusses about the novel SRAM cell design based on reversible elements. Figure 8 shows the proposed SRAM cell using reversible gates. In this design, 3×3 Fredkin gate and the 2×2 Feynman gate is used to form the SRAM cell which is used to store the single bit of information. Each and every SRAM cell will have word line (WL) in order to make the SRAM cell to function in one of the modes that is either in read/write or hold state. If the value of the WL = 0 then the previous value has to be hold by the SRAM cell. If the value of WL = 1, then the SRAM will be in any one of the read/write state based on the external write/sense circuits. The WL output in the SRAM cell is used to enable the row cells which emulate the functionality of the conventional SRAM cell. Quantum cost for the proposed SRAM cell is 6. Figure 8 shows the SRAM cell with read/write enable with the row decoder. The quantum cost of this design is 16 which is still less as compared to the SRAM cell proposed in [9]. This design is used to store the bit in the TCAM memory cells. The design proposed in Figure 8 emulates the functionality of SRAM array with the reversible read circuits, reversible write circuits. The row decoder in [10] is used in the designing of SRAM array. The quantum cost of the decoder proposed in [9] is 10 whereas the quantum cost of the decoder proposed in [10] is 15. But the decoder proposed in [10] is with the enable bit which is very essential in the design of memories for the chip select.

![Fig. 8: SRAM Cell using Reversible Gates](image)

V. PROPOSED TCAM CELL USING REVERSIBLE ELEMENTS

This section discusses about the proposed TCAM cell using reversible elements. Figure 9 shows the proposed TCAM cell. SRAM cell discussed in the previous section is used to store the bits. The data will be stored initially in the SRAM cell using the reversible SRAM cell as discussed in the previous section. The data stored will be passed to the 2×2 Feynman gate with the search line as one input. So, the search line will be duplicated and ex-or operation of data and the search-line data will be the other output. If both search line data and the data stored are same, then the output of the Feynman gate is search-line data and zero. The search line data will be passed to the next TCAM cell of the same column. The output of ex-or operated value is passed to the next 2×2 Feynman gate which will act like a not gate with one of the input as constant input 1. So, if the ex-or operated value is 0, then the output of second Feynman is logic '1'. The value obtained in the second 2×2 Feynman gate is passed to the 3×3 Fredkin gate. Inputs to the 3×3 Fredkin gate are match bit (M), output from 2×2 Feynman gate and the constant value of logic '1'. Table I illustrates the functionality of the TCAM cell using the match bit [6]. If the match bit value is logic '1', then it is a don't care term which should match in all conditions. If the value of match bit (M) is logic '0', then it is bit value. Based on the search line and bit line matching the match line is made to be logic high. The values from the Fredkin gate is passed to the 3×3 Peres gate which performs the function of the match-line. In Peres gate C input is made as 0. So, the output of the Peres gate will be logic 'AND' operation of the previously matched line in the row with the match line of the current TCAM cell. So, if the previous values of the matched line is zero, then the match line for the whole row will be maintained low. If the match line in all the TCAM cells is high, then the match-line will be at high. If at least any one of the match-line of the TCAM cell is low then the match-line of the whole row will be at low which resembles the functionality of the conventional TCAM cell.

VI. SEARCH OPERATION IN TCAM ARRAY

This section discusses about the operation of TCAM array and how the data are searched and matched. Figure 9 proposes the 4×3 reversible TCAM array. The data are stored in each TCAM cell using normal SRAM operation. Once the data is stored in the TCAM cell, match bit will be set either logic '0' or logic '1' based on whether the stored value is bit or don't care. Search data are passed to the corresponding TCAM cell from search data registers. Let us assume the data stored in the first row of the TCAM array is 11X and the data in the search-line be 101. SL1 data that is 1 is exored with data value that is 1. So the output of the exor operation is 0. Whenever the data are matched the output of the exor operation is 0 which is then inverted to get the output 1. This resembles the functionality of the conventional binary CAM cell. The data stored in the TCAM is either logic '0'/logic '1' or don't care bit based on the value of the match bit. If the value of the match bit is '0' then the data will be either logic '0' or logic '1'. If the match bit is '1' then the data stored is don't care. If M = 1, then the output is logic '1' at all cases of input. If the value of M = 0 then the output will be logic '0' or logic '1' based on the matching of search data and the data stored. The output from the 3×3 Fredkin gate is passed to the 3×3 Peres gate. The inputs to the Peres gate are the output from the 3×3 Fredkin gate, previous matchline values and the search-line data and zero. The search line data will be passed to the next TCAM cell of the same column. The output of ex-or operated value is passed to the next 2×2 Feynman gate which will act like a not gate with one of the input as constant input 1. So, if the ex-or operated value is 0, then the output of second Feynman is logic '1'. The value obtained in the second 2×2 Feynman gate is passed to the 3×3 Fredkin gate. Inputs to the 3×3 Fredkin gate are match bit (M), output from 2×2 Feynman gate and the constant value of logic '1'. Table I illustrates the functionality of the TCAM cell using the match bit [6]. If the match bit value is logic '1', then it is a don't care term which should match in all conditions. If the value of match bit (M) is logic '0', then it is bit value. Based on the search line and bit line matching the match line is made to be logic high. The values from the Fredkin gate is passed to the 3×3 Peres gate which performs the function of the match-line. In Peres gate C input is made as 0. So, the output of the Peres gate will be logic 'AND' operation of the previously matched line in the row with the match line of the current TCAM cell. So, if the previous values of the matched line is zero, then the match line for the whole row will be maintained low. If the match line in all the TCAM cells is high, then the match-line will be at high. If at least any one of the match-line of the TCAM cell is low then the match-line of the whole row will be at low which resembles the functionality of the conventional TCAM cell.

www.ijeecm.org
constant input '0'. The previous match-line value of the first TCAM cell is set to be 1 which resembles the match line precharge in the conventional TCAM cell. The match-line output of the first TCAM cell is passed to the 3×3 Peres gate of the second TCAM cell. If the match-line of the first TCAM cell is zero then the whole match-line has to be pull down to zero. So, the match-line which is zero is 'and' operated with the second match-line which will result in the match line low. This shows the operation of reversible TCAM array which performs the same operation of the conventional TCAM array. The match line is passed through the whole row of the cell and the search line is passed to the whole column of the TCAM cell.

VII. RESULTS AND ANALYSIS

The proposed design of the TCAM array was verified and simulated using Xilinx ISE simulator. The proposed design is optimized in terms of quantum cost. The worst case delay of the TCAM array is equivalent to the number of unitary gates that are present in the array. The garbage output for the proposed design is 6. The quantum cost of the proposed design is 17. Worst case delay of the proposed delay is 17.
VIII. CONCLUSION AND FUTURE SCOPE

This project proposed a novel design of Reversible Implementation of Ternary Content Addressable Memory (TCAM) Interface. With SRAM, it compares input data against stored data (logic '0', logic '1', don't care) in parallel and outputs the matched data. The practical realization of reversible TCAM based chip will definitely reduce the power consumption of the network switches. Total time delay for 4X4TCAM with SRAM is 8.827ns. TCAM is used in future to reduce the time delay and increase the speed of this circuit and it has very less power consumption. In this circuit it has a time delay in terms of micro seconds in future scope the micro seconds time delay is reduced in terms of Nano seconds.

REFERENCES


Mutyala sowjanya is currently pursuing her 2 years of M.Tech in electronics and communication engineering, College of Engineering, in Pydah college engineering and Technology, Visakhapatnam, AP, India. Her area of interest is VLSI design.

YELETHOTI SRAVANA KUMAR is an Assistant professor in ECE Department of PYDAH college of engineering, Vizag. He has a dedicated teaching experience of 6 years. He did his masters (M.Tech) from Srisvavasi engineering college Tadepalligudem, Bachelor’s degree from Rao & Naidu Engineering college Ongole.